Abstract -In this paper, a new sag and peak voltage detector is proposed for a single-phase inverter using delta square operation. The conventional sag detector is from a single-phase digital phaselocked loop (DPLL) that is based on d-q transformations using an all-pass filter (APF). The d-q transformation is typically used in the three-phase coordinate system. The APF generates a virtual qaxis voltage component with a 90° phase delay, but this virtual phase cannot reflect a sudden change in the grid voltage at the instant the voltage sag occurs. As a result, the peak value is drastically distorted, and it settles down slowly. A modified APF generates the virtual q-axis voltage component from the difference between the current and the previous values of the d-axis voltage component in the stationary reference frame. However, the modified APF cannot detect the voltage sag and peak value when the sag occurs around the zero crossing points such as 0° and 180°, because the difference voltage is not sufficient to detect the voltage sag. The proposed algorithm detects the sag voltage through all regions including the zero crossing voltage. Moreover, the exact voltage drop can be acquired by calculating the q-axis component that is proportional to the d-axis component. To verify the feasibility of the proposed system, the conventional and proposed methods are compared using simulations and experimental results.
Introduction
Precise voltage control and voltage stability have gained significant importance in critical operational processes required in industries. Sensitive loads are significantly affected by power quality disturbances in the system, and voltage sags are among the most frequently occurring power quality problems. Voltage sags are defined as a decrease in the root mean square (rms) voltage below 0.9 pu of the nominal voltage at the power frequency for durations from 0.5 cycle to 1 min [1] . It is important that the system detects the phase and amplitude of the grid voltage when a problems occur in the grid; for this reason, a sag voltage detector has been previously proposed [2] [3] [4] .
Most of the conventional peak detector methods have a time delay until detection. The RMS method has a time delay of 2-9 ms [5] , the hybrid KF-RMS method has a time delay of 0.5-4 ms [6] , and DVR has a 2 ms time delay [7] . Other methods report time delays ranging from 1-4 ms, with the maximum delay being generated at 0° or 180° for all methods. Recently, the fast peak detector has decreased the average detection delay to within 0.5 ms for any phase, and a sampling time of 3-5 cycles is needed [8] . Another conventional method is based on the d-q transformation using an all-pass filter (APF). The APF generates a virtual phase with a 90° phase delay, but the virtual phase cannot reflect sudden changes in the grid voltage at the instant the voltage sag occurs. As a result, the peak value is significantly distorted and settles down slowly. Recently, a new sag detection method was implemented using the difference between the current and previous values of the grid voltage [8] . However, the disadvantage of this method is that it takes time to detect the sag voltage, and sometimes it cannot detect the voltage sag around the zero crossing. To solve these problems a new sag detector is proposed in this paper. There are two difference voltages. One difference voltage is the difference in values between the present and previous values of the d-axis voltage component, and the other difference voltage is the difference in values between the present difference value and the next difference value. The proposed detection method, called delta square operation, is implemented by using the difference voltages that exist because of these two difference voltages. The proposed method decreases the delay in the average detection time within one sampling time in any phase. This paper consists of the following three sections: the system configuration (APF and digital phase-locked loop (DPLL); conventional detection method; and proposed detection method, simulations, and experimental results. Fig. 1 shows the configuration of the instantaneous voltage compensation system [9] . When the grid voltage is within the normal range and the static bypass switch is turned on, then it operates in active power filter mode. When the grid voltage is beyond the normal range and the static bypass switch is turned off, then it operates in uninterruptible power supply (UPS) mode. To achieve seamless mode transfer, the static bypass switch, which consists of an insulated-gate bipolar transistor (IGBT), and a diode is used. However, if the grid voltage is not detected as soon as there is a voltage sag/swell, seamless mode transfer is not possible. Therefore, a new detection scheme that can detect the voltage drop is proposed. Fig. 2 shows a conventional sag detector and the block diagram of a DPLL [10, 11] . V is the virtual q-axis component, which is generated using the APF from the grid voltage, The virtual phase g s q V can be obtained from the measured grid voltage
System Configuration

Conventional Sag Detector and DPLL
by using the APF in the discretetime domain as follows: 
If Vgrms_err is beyond 15% of the absolute source voltage (reference, 0.15× V*grms), then the source voltage sag is detected. However, there is a delay in detecting the sag because of the non-ideal phenomenon of the APF. Fig. 3 shows the APF characteristics when the sag occurs in an entire section. Fig. 3 (a) shows that the APF generates a proper virtual phase when the sag occurs between 0-90° and between 180-270°. In other words, if the polarities of the grid voltage and the virtual voltage are different, then the APF generates the proper virtual phase. However, when the sag occurs between 90-180° and between 270-360°, the APF generates the incorrect virtual phase that is in the opposite direction to the decreased grid voltage. Moreover, if the polarities of the grid voltage and the virtual voltage are the same, the APF operates poorly. The APF output variation in the opposite direction is reflected in the DPLL operation, and thus the phase tracking time and peak voltage detection time are slowed down because of the unexpected disturbances to the DPLL.
Conventional modified APF
The modified APF is a technique used to check the grid voltage variations. The d-axis voltage component is generated from the current and previous values of the grid voltage, and the virtual q-axis component is generated using the same method. Fig. 4 shows a conventional sag detection scheme using the difference between the current and previous values of the voltage. V is the virtual q-axis component, which is generated by using APF from grid voltage. 
, then it means that a sag has occurred.
However, as shown in Fig. 5 and Table 1 , when the sag occurs at around zero voltage, it cannot be detected because the variation in the voltage is small owing to the characteristic of the sinusoidal waveform. The parameters of y-axis in Fig. 5 indicate the amplitude of the sine function.
For example, at 10% of the sag voltage when the sampling time is 100 µs, sags within ±22.1° were not detected, and at 50% of the sag voltage when the sampling time is 100 µs, sags within ±4.3° were not detected. If the sampling time is increased to 200 µs, the length of time needed before detecting the sag voltage increases further. 
Proposed sag/Peak detection method
where α=2 0.5, 2
The peak value of the grid voltage ( )
, is calculated under normal conditions. The peak value can be found, as follows:
is the peak value of the grid voltage, and is updated every hour under normal conditions. By comparing ( ) 
The virtual phase . The system detects the sag immediately because of this peak value. The APF generates a proper virtual phase when the sag occurs between 0-90° and between 180-270°, but when the sag occurs between 90-180° and between 270-360°, the APF generates the incorrect virtual phase. However, when the proposed method is used, the problem of the APF can be solved.
Assume that a fixed percentage, x, of the voltage sag occurred at time (t+1). Then the following equations apply:
Based on the value of the present/one step ahead 
( 1) ( ) 
The minimum voltage drop which can be detected at t = 0 is calculated as follows.
( ) 
The minimum detection level of the sag voltage can be manipulated using B.
Solution for the noise and harmonics on the grid side
However, the proposed method has a disadvantage with respect to the noise and harmonics of the grid side, because when detecting the grid voltage, the difference in the difference voltage is used. Therefore, when detecting the grid voltage −40 dB/decade, low-pass Butterworth filters used in controller implementation are realized with a cutoff frequency of 5.1 kHz. The phase delay of the filter is about 60 µs at the fundamental frequency.
Simulation Results
Simulations of the proposed algorithms were performed using the simulation tool PSIM (Powersim Inc.), and the system parameters used in the experiment and simulations are listed in Table 2 . The sag voltage dropped to 50% of its nominal value. Fig. 9 shows the characteristics of the APF when the sag/swell occurs at a specific phase. As shown in Fig. 9(a) , the APF generates a proper virtual phase when the sags at 60°, g s q V reflects the proper sag voltage value, as shown in Fig.  10(a) . In other words, when the grid voltage is decreased by 50% at 60°, the virtual phase g s q V is also decreased. Fig. 10(b) shows the sag voltage detection level. The sag is detected when the source voltage drops to 15% of the nominal rms value. Fig. 10(c) shows the rms value of the grid voltage in Eqs. (3) and (4). Fig. 10(d) shows the detected blackout signal. Because of the proper virtual waveform of g s q V , the sag voltage was detected properly. V reflects the incorrect sag voltage value, as shown in Fig. 11(a) . Namely, when the grid voltage is decreased by 50% at 310°, the virtual phase g s q V is increased. Therefore, it takes time to calculate the rms value of the grid voltage. As shown in Fig. 11(d) , it takes 1.5msec to detect the sag. The blackout signal is represented by a zero (0) when the system has normal conditions, and if the system has abnormal conditions, the BS is represented by a one (1) . Fig. 12 shows the sag detection characteristic at 60° when the difference voltage between the current and previous values is used.
The values of gq _ n
, and
come from Eqs. (12), (5), (7), (8), and (10), respectively. , it indicates that the sag occurs as shown in Fig. 12(b) . Fig. 12(c) shows the proposed method. The result is almost the same as that obtained with the conventional method. Fig. 13 shows the voltage sag detection characteristic at 0°. Fig. 13(b) shows that the voltage sag is not detected because the difference voltage between the current and . This is because the source voltage is about zero, and the difference voltage is also too small. However, as shown in Fig. 13(c) , the proposed method detects the voltage sag. Because of the voltage detection, the virtual qaxis voltage component is acquired immediately using Eq. (12).
The proposed sag/peak detection methods were shown in Fig. 14 . The value of V g_peak is the peak of the grid voltage obtained using the synchronous d-q transformation. The sag was detected at 60° and 0°. Because of the sag detection, the peak grid voltage was acquired immediately.
Experimental Results
In order to verify the proposed strategy, the algorithm was implemented using a digital signal processor (TMS 320C33). A single 32-bit floating-point DSP with a singlecycle execution time of 13.3 ns was used, and the switching period of the PWM was 100 µs. The system parameters are listed in Table 1 . The nominal input voltage was 208 V. Voltage sags were simulated with a tap changing transformer and switching devices so that various voltage sag levels could be generated. In this study, the source voltage was decreased from 208-104 V during the sag event. ) are significantly distorted. Fig. 16 shows the harmonic analysis results for the grid voltage; the results were obtained using a power analyzer. . The sag occurred at 0°. Fig. 17(b) and Fig. 17(c) were divided by Fig. 17(a) . The occurrence of a sag can be detected if . The sag signal of Ch 4 was output when the system recognized the sag. During normal conditions, this value maintains by 2 V and if there is a problem with the grid voltage, the sag signal changes by 1 V. Fig. 18 shows a comparison of the conventional and proposed methods. In this study, the grid voltage decreased from 208-104 V during the sag event. Fig. 18(a) shows the reflects the incorrect sag voltage value, as shown in Fig. 18(a) . Namely, when the grid voltage is decreased by 50% at 310°, the virtual phase g s q V is increased. Therefore, it takes time to calculate the rms value of the grid voltage. However, Fig. 18(b) shows the proposed method, which shows that when the grid voltage is decreased by 50% at 310°, the sag is detected immediately, the virtual phase g s q V is decreased, and the rms value of the grid voltage is also calculated immediately.
Conclusion
In this paper, a new sag and peak voltage detector for a single-phase inverter was proposed. The conventional sag detector is from a single-phase DPLL that is based on d-q transformations using an APF. The APF generates a virtual q-axis voltage component with a 90° phase delay, but this virtual phase cannot reflect sudden changes in the grid voltage at the instant when voltage sags between 0° and 90° and between 180° and 270°. As a result, the peak value is significantly distorted, and settles down slowly. Moreover, the settling time of the peak value is too long.
To reduce these delays, the difference voltage between the current and previous values of the voltage component was used in the stationary reference frame, but the system could not recognize the sag around the zerocrossing point. Therefore, the proposed method used the difference voltage of the 2nd component that was the voltage difference between the current value and of one step ahead value. The proposed algorithm could detect the sag voltage through all regions including the zero crossing voltage. Moreover, the exact voltage drop could be acquired by calculating the q-axis component, which is proportional to the d-axis component. The control algorithm and mathematical models were proposed, and simulation and experiment results were presented to verify the performance of the proposed control strategy. The proposed algorithm will be applied to a real inverter system in order to verify its application in the field.
